
PHYS-234-1: Digital Elec/Microprocessors - Fall 2021



Digital electronics is the invisible infrastructure of modern civilization, and it's all based on just two numbers: 0 and 1.

Course Objectives

You will learn how to design and analyze digital circuits, including a simple computer, starting from the smallest building blocks: transistors and logic gates. You will learn the Verilog hardware description language (HDL) to implement your circuits on field programmable gate arrays (FPGAs).

Course Competencies

After completing this course, you will be able to:

- Design logic gates made of CMOS transistors
- Use K maps to minimize logic equations
- Design and analyze multiplexers, arithmetic logic units, flip-flops, and other common digital circuit elements
- Design Moore and Mealy machines to detect sequences of 0's and 1's
- Write simple programs in MIPS assembly language and machine language
- Design circuits to transmit and receive serial data
- Design and synthesize circuits on FPGAs using the Verilog hardware description language

Instructor Contact Info

- email: jbrody@emory.edu. I reply within 24 hours on weekdays. Please contact me as often as
 you like! If you have lots of questions about the course, you're welcome to email me 10+ times
 a day!
- Office hours: Unlimited, by appointment or drop in, in N308. Please feel free to make appointments whenever you want.

Textbook

Harris and Harris, *Digital Design and Computer Architecture*, 1st edition, 2007. **The Emory library has unlimited copies of the ebook!**

Grading

Lab reports: 22% (2% for each of 11 lab reports)

Projects: 38% (19% for each of 2 projects)

Tests: 40% (20% for each of 2 tests)

Lab Reports

You are encouraged to work with a lab partner on the labs and projects, but you'll write your lab reports (and project reports) by yourself. Lab reports may be brief and do not need to adhere any specific format. Just be sure to:

- Include your Verilog code.
- Include your observations of outputs as function of inputs, as a truth table if appropriate.
- Include anything else specifically requested in the lab manual.

Late Assignment Policy

There's no penalty for late lab reports and projects, though they must all be submitted by Dec. 15. However, lab reports help prepare you for the tests, so I hope you'll submit them on time.

	Topic (approximate)	Textbook sections (in HDL examples, ignore VHDL)	Due
8/25	Binary arithmetic; logic gates	1.4-1.5, 4.1.1, 4.2.1, 4.2.7	
8/30	<u>Lab 1</u>		
9/1	Transistors; Boolean algebra	1.6-1.8, 2.1-2.6	Ungraded: Ex. 1.19, 1.33, 1.35, 1.37, 1.51
9/8	Lab 2		<u>Lab 1</u>
9/13	K maps; always blocks	2.7-2.8, 4.2.5, 4.5.1, 4.5.2	Ungraded: Ex. 2.1, 2.5, 2.15, 2.17; Ques. 2.1
9/15	Lab 3		Lab 2
9/20	Sequential logic	2.9, 3.1-3.3, 4.4	Ungraded: Ex. 2.19, 2.29, 4.1, 4.5, 4.21
9/22	Lab 4		Lab 3

9/27	Finite state machines	3.4, 4.6	Ungraded: 3.1, 3.3, 3.7, 4.25, 4.45
9/29	<u>Lab 5</u>		Lab 4
10/4	Timing diagrams	3.5.1-3.5.3, 3.6	Ungraded: Ex. 3.19, 3.23, 3.27, 3.29, 4.23
10/6	Project 1		Lab 5
10/13	Test 1		
10/18	Arithmetic operations	4.3, 5.2.1-5.4.1	
10/20	Lab 6		Project 1
10/25	Memory; MIPS assembly language	4.8, 5.5, 5.6.1, 6.1-6.2	Ungraded: Ex. 5.9, 5.11, 5.25, 5.27, 5.29
10/27	Lab 7		Lab 6
11/1	Machine language	6.3, 6.4.1-6.4.2	Ungraded: Ex. 5.45, 6.3, 6.9, 6.11, Ques. 6.1
11/3	Lab 8		Lab 7
11/8	High-level code constructs	6.4.3-6.4.6, 6.5	Ungraded: Ex. 6.7, 6.19, 6.23, 6.25
11/10	Lab 9		Lab 8
11/15	MIPS microarchitecture	7.1-7.3	Ungraded: Ex. 6.31
11/17	<u>Lab 10</u>		Lab 9
11/22	Test 2		
11/29	Serial communication (UART)		
12/1	Lab 11		Lab 10
12/6	Project 2		Lab 11
12/15			Project 2 (in lieu of final exam)